

1MHz, High-Efficiency, Step-Up Converter for 2 to 10 White LEDs


### **Features**

- Wide Input Voltage from 2.5V to 6V
- 0.3V Reference Voltage
- Fixed 1MHz Switching Frequency
- High Efficiency up to 88%
- 100Hz to 200kHz PWM Brightness Control Frequency
- Open-LED Protection
- Under-Voltage Lockout Protection
- Over-Temperature Protection
- <1µA Quiescent Current during Shutdown</li>
- SOT-23-6 and TSOT-23-6A Package
- Lead Free and Green Devices Available (RoHS Compliant)

## **Applications**

- White LED Display Backlighting
- Cell Phone and Smart Phone
- PDA, PMP, MP3
- Digital Camera

## **Pin Configuration**




## **General Description**

The APW7209 is a current-mode and fixed frequency boost converter with an integrated N-FET to drive up to 10 white LEDs in series.

The series connection allows the LED current to be identical for uniform brightness. Its low on-resistance of N-FET and low feedback voltage reduce power loss and achieve high efficiency. Fast switching frequency(1MHz typical) allows using small-size inductor and both of input and output capacitors. An over-voltage protection function, which monitors the output voltage via OVP pin, stops switching of the IC if the OVP voltage exceeds the over voltage threshold. An internal soft-start circuit eliminates the inrush current during start-up.

The APW7209 also integrates under-voltage lockout, overtemperature protection, and current limit circuits to protect the IC in abnormal conditions. The APW7209 is available in a SOT-23-6 and TSOT-23-6 package.


## **Simplified Application Circuit**



ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



## **Ordering and Marking Information**



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

**Absolute Maximum Ratings** (Note 1)

Symbol	Parameter	Rating	Unit
V <sub>IN</sub>	VIN Supply Voltage (VIN to GND)	-0.3 ~ 7	V
	FB, EN to GND Voltage	-0.3 ~ V <sub>IN</sub>	V
V <sub>LX</sub>	LX to GND Voltage	-0.3 ~ 42	V
V <sub>OVP</sub>	OVP to GND Voltage	-0.3 ~ 42	V
TJ	Maximum Junction Temperature	150	°C
T <sub>STG</sub>	Storage Temperature	-65 ~ 150	°C
T <sub>SDR</sub>	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Thermal Characteristics (Note 2)

Symbol	Parameter	Typical Value	Unit
	Junction to Ambient Thermal Resistance.		
$\theta_{JA}$	SOT-23-6	250	°C/W
	TSOT-23-6A	220	

Note 2:  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air.

# **Recommended Operating Conditions (Note 3)**

Symbol	Parameter	Range	Unit
V <sub>IN</sub>	VIN Input Voltage	2.5~ 6	V
V <sub>OUT</sub>	Converter Output Voltage	Up to 37	V
C <sub>IN</sub>	Input Capacitor	4.7 or higher	μF
C <sub>OUT</sub>	Output capacitor	0.68 or higher	μF
L1	Inductor	6.8 ~ 47	μΗ
T <sub>A</sub>	Ambient Temperature	-40 ~ 85	°C
TJ	Junction Temperature	-40 ~ 125	°C

Note 3: Refer to the application circuit for further information.



# **Electrical Characteristics**

(Refer to figure 1 in the "Typical Application Circuits". These specifications apply over  $V_{IN} = 3.6V$ ,  $T_A = -40^{\circ}C$  to 85°C, unless otherwise noted. Typical values are at  $T_A = 25^{\circ}C$ .)


Sumbal	B	Tank Oam diklama		APW7209			
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	
SUPPLY	VOLTAGE AND CURRENT		•			•	
V <sub>IN</sub>	Input Voltage Range	T <sub>A</sub> = -40 ~ 85°C, T <sub>J</sub> = -40 ~ 125°C	2.5	-	6	V	
I <sub>DD1</sub>		V <sub>FB</sub> = 0.4V, no switching	70	100	130	μΑ	
I <sub>DD2</sub>	Input DC bias current	FB = GND, switching	-	1	2	mA	
I <sub>SD</sub>		EN = GND	-	-	1	μΑ	
UNDER V	OLTAGE LOCKOUT						
	UVLO Threshold Voltage	V <sub>IN</sub> Rising	2.0	2.2	2.4	V	
	UVLO Hysteresis Voltage		50	100	150	mV	
REFEREN	NCE AND OUTPUT VOLTAGES						
V	Degulated Foodbook Valtage	T <sub>A</sub> = 25°C	0.285	0.3	0.315	V	
$V_{REF}$	Regulated Feedback Voltage	T <sub>A</sub> = -40 ~ 85°C (T <sub>J</sub> = -40 ~ 125°C)	0.276	-	0.324	V	
I <sub>FB</sub>	FB Input Current		-50	-	50	nA	
INTERNA	L POWER SWITCH		•				
Fsw	Switching Frequency	FB=GND	0.8	1.0	1.2	MHz	
R <sub>ON</sub>	Power Switch On Resistance		-	0.6	-	Ω	
I <sub>LIM</sub>	Power Switch Current Limit		0.7	1.0	1.4	Α	
	LX Leakage Current	$V_{EN}=0V$ , $V_{LX}=0V$ or 5V, $V_{IN}=5V$	-1	-	1	μA	
D <sub>MAX</sub>	LX Maximum Duty Cycle		92	95	98	%	
OUTPUT	OVER-VOLTAGE PROTECTION		-		,		
$V_{OVP}$	Over Voltage Threshold	V <sub>OVP</sub> rising	38	40	43	V	
	OVP Hysteresis		-	3	-	V	
	OVP Leakage Current	V <sub>OVP</sub> =40V	-	50	-	μA	
ENABLE A	AND SHUTDOWN						
$V_{TEN}$	EN Voltage Threshold	V <sub>EN</sub> Rising	0.4	0.7	1	V	
	EN Voltage Hysteresis		-	0.1	-	V	
I <sub>LEN</sub>	EN Leakage Current	V <sub>EN</sub> = 0~5V, V <sub>IN</sub> = 5V	-1	-	1	μΑ	
OVER-TE	MPERATURE PROTECTION						
T <sub>OTP</sub>	Over-Temperature Protection (Note 4)	T <sub>J</sub> Rising	-	150	-	°C	
	Over-Temperature Protection Hysteresis <sup>(Note 4)</sup>		-	40	-	°C	


Note 4: Guaranteed by design, not production tested.





# **Typical Operating Characteristics**


(Refer to figure 1 in the section "Typical Application Circuits", V<sub>IN</sub>=3.6V, T<sub>A</sub>=25°C, 10WLEDs unless otherwise specified)


















# **Operating Waveforms**

(Refer to the application circuit in the section "Typical Application Circuits",  $V_{IN}$ =3.6V,  $T_A$ =25°C, 10WLEDs unless otherwise specified )




 $\begin{array}{l} {\rm CH1: V_{EN},\ 1V/Div,\ DC} \\ {\rm CH2: V_{OUT},\ 10V/Div,\ DC} \\ {\rm CH3: I_{IN},\ 0.2A/Div,\ DC} \\ {\rm Time:\ 0.5ms/Div} \end{array}$ 



10WLEDs, L=22 $\mu$ H, V<sub>IN</sub>=3.6V, I<sub>LED</sub>=20mA

CH1:  $V_{LX}$ , 20V/Div, DC CH2:  $V_{OUT}$ , 100mV/Div, AC CH3:  $I_L$ , 0.2A/Div, DC Time: 500ns/Div

## Open-LED Protection




CH1:  $V_{OUT}$ , 10V/Div, DC Time: 20ms/Div



# **Pin Description**

Р	PIN	FUNCTION
NO.	NAME	FUNCTION
1	LX	Switch pin. Connect this pin to inductor/diode here.
2	GND	Power and signal ground pin.
3	FB	Feedback Pin. Reference voltage is 0.3V(typical). Connect this pin to cathode of the lowest LED and current-sense resistor (R1). Calculate resistor value according to R1=0.3V/I <sub>LED</sub> .
4	EN	Enable Control Input. Forcing this pin above 1.0V enables the device, or forcing this pin below 0.4V to shut it down. In shutdown, all functions are disabled to decrease the supply current below 1μA. <b>Do not leave this pin floating.</b>
5	OVP	Over Voltage Protection Input Pin. OVP is connected to the output capacitor of the converter.
6	VIN	Main Supply Pin. Must be closely decoupled to GND with a 4.7µF or greater ceramic capacitor.

# **Block Diagram**





# **Typical Application Circuits**




Figure 1. Typical 10 WLEDs Application




Figure 2. Brightness control by using a PWM signal applied to EN




Figure 3. Brightness control using a filtered PWM signal



## **Function Description**

#### **Main Control Loop**

The APW7209 is a constant frequency current-mode switching regulator. During normal operation, the internal N-channel power MOSFET is turned on each cycle when the oscillator sets an internal RS latch and turned off when an internal comparator (ICMP) resets the latch. The peak inductor current at which ICMP resets the RS latch is controlled by the voltage on the COMP node, which is the output of the error amplifier (EAMP). An external current-sense resistor connected between cathode of the lowest LED and ground allows the EAMP to receive a current feedback voltage  $\rm V_{FB}$  at FB pin. When the LEDs voltage increases to cause the LEDs current to decrease, it causes a slightly decrease in  $\rm V_{FB}$  relative to the 0.3V reference, which in turn causes the COMP voltage to increase until the LEDs current reaches the set point.

#### VIN Under-Voltage Lockout (UVLO)

The Under-Voltage Lockout (UVLO) circuit compares the input voltage at VIN with the UVLO threshold (2.2V rising, typical) to ensure the input voltage is high enough for reliable operation. The 100mV (typ) hysteresis prevents supply transients from causing a restart. Once the input voltage exceeds the UVLO rising threshold, startup begins. When the input voltage falls below the UVLO falling threshold, the controller turns off the converter.

#### Soft-Start

The APW7209 has a built-in soft-start to control the N-channel MOSFET current rise during start-up. During soft-start, an internal ramp voltage, connected to one of the inverting inputs of the comoarator ICMP, raise up to replace the output voltage of error amplifier until the ramp voltage reaches the  $V_{\text{COMP}}$ .

### **Current-Limit Protection**

The APW7209 monitors the inductor current, flowing through the N-channel MOSFET, and limits the current peak at current-limit level to prevent loads and the APW7209 from damages in overload conditions.

### **Over-Temperature Protection (OTP)**

The over-temperature circuit limits the junction temperature of the APW7209. When the junction temperature exceeds  $150^{\circ}$ C, a thermal sensor turns off the power MOSFET, allowing the device to cool. The thermal sensor allows the converter to start a soft-start process and regulate the LEDs current again after the junction temperature cools by  $40^{\circ}$ C. The OTP is designed with a  $40^{\circ}$ C hysteresis to lower the average Junction Temperature (T<sub>J</sub>) during continuous thermal overload conditions, increasing the lifetime of the device.

#### Enable/Shutdown

Driving EN to ground places the APW7209 in shutdown mode. When in shutdown, the internal power MOSFET turns off, all internal circuitry shuts down and the quiescnet supply current reduces to  $1\mu A$  maximum.

This pin also could be used as a digital input allowing brightness controlled by using a PWM signal with frequency from 100Hz to 200kHz. The 0% duty cycle of PWM signal corresponds to zero LEDs current and 100% corresponds to full one.

#### **Open-LED Protection**

In driving LED applications, the feedback voltage on FB pin falls down if one of the LEDs, in series, is failed. Meanwhile, the converter unceasingly boosts the output voltage like a open-loop operation. Therefore, an overvoltage protection (OVP), monitoring the output voltage via OVP pin, is integrated into the chip to prevent the LX and the output voltages from exceeding their maximum voltage ratings. When the voltage on the OVP pin rises above the OVP threshold (40V, typical), the converter stops switching and prevents the output voltage from rising. The converter can work again when the falling OVP voltage falls below the OVP voltage threshold.



## **Application Information**

#### **Input Capacitor Selection**

The input capacitor  $(C_{IN})$  reduces the ripple of the input current drawn from the input supply and reduces noise injection into the IC. The reflected ripple voltage will be smaller when an input capacitor with larger capacitance is used. For reliable operation, it is recommended to select the capacitor with maximum voltage rating at least 1.2 times of the maximum input voltage. The capacitors should be placed close to the VIN and GND.

#### **Inductor Selection**

Selecting an inductor with low dc resistance reduces conduction losses and achieves high efficiency. The efficiency is moderated whilst using small chip inductor which operates with higher inductor core losses. Therefore, it is necessary to take further consideration while choosing an adequate inductor. Mainly, the inductor value determines the inductor ripple current: larger inductor value results in smaller inductor ripple current and lower conduction losses of the converter. However, larger inductor value generates slower load transient response. A reasonable design rule is to set the ripple current,  $\Delta I_L$ , to be 30% to 50% of the maximum average inductor current,  $I_{L(AVG)}$ . The inductor value can be obtained as below,

$$L \ge \left(\frac{V_{IN}}{V_{OUT}}\right)^{\!2} \times \frac{V_{OUT} - V_{IN}}{F_{SW} \times I_{OUT(MAX)}} \times \frac{\eta}{\left(\frac{\Delta I_L}{I_{L(AVG)}}\right)}$$

where

V<sub>IN</sub> = input voltage

V<sub>OUT</sub> = output voltage

 $F_{sw}$  = switching frequency in MHz

 $I_{OUT}$  = maximum output current in amp.

= Efficiency


 $\Delta I_L / I_{L(AVG)} = \text{inductor ripple current/average current}$ (0.3 to 0.5 typical)


To avoid saturation of the inductor, the inductor should be rated at least for the maximum input current of the converter plus the inductor ripple current. The maximum input current is calculated as below:


$$I_{IN(MAX)} = \frac{I_{OUT(MAX)} \times V_{OUT}}{V_{IN} \times \eta}$$

The peak inductor current is calculated as the following equation:

$$I_{PEAK} = I_{IN(MAX)} + \frac{1}{2} \cdot \frac{V_{IN} \cdot (V_{OUT} - V_{IN})}{V_{OUT} \cdot L \cdot F_{SW}}$$









### **Output Capacitor Selection**

The current-mode control scheme of the APW7209 allows the usage of tiny ceramic capacitors. The higher capacitor value provides good load transient response. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. If required, tantalum capacitors may be used as well. The output ripple is the sum of the voltages across the ESR and the ideal output capacitor.

$$V_{OUT} = V_{ESR} + V_{COUT}$$

$$\Delta V_{COUT} \approx \frac{I_{OUT}}{C_{OUT}} \times \left( \frac{V_{OUT} - V_{IN}}{V_{OUT} \times F_{SW}} \right)$$

$$\Delta V_{\text{ESR}} \approx I_{\text{PEAK}} \times R_{\text{ESR}}$$

where I<sub>PEAK</sub> is the peak inductor current.



## **Application Information (Cont.)**

#### **Output Capacitor Selection (Cont.)**

For ceramic capacitor application, the output voltage ripple is dominated by the  $\Delta V_{\text{COUT}}.$  When choosing the input and output ceramic capacitors, the X5R or X7R with their good temperature and voltage characteristics are recommended.

#### **Diode Selection**

To achieve high efficiency, a Schottky diode must be used. The current rating of the diode must meet the peak current rating of the converter.

### **Setting the LED Current**

In figure 1, the converter regulates the voltage on FB pin, connected with the cathod of the lowest LED and the current-sense resistor R1, at 0.3V (typical). Therefore, the current ( $I_{LED}$ ), flowing via the LEDs and the R1, is calculated by the following equation:

$$I_{LED} = \frac{0.3V}{R1}$$

#### **Recommended Inductor Selection**

Designator	Manufacturer	Part Number	Inductance (µH)	Max DCR (ohm)	Saturation Current (A)	Dimensions L x W x H (mm <sup>3</sup> )
L1	GOTREND	GTSD-53-470	47	0.35	0.62	5 x 5 x 2.8
L1	GOTREND	GTSD-32-220	22	0.59	0.52	3.85 x 3.85 x 1.8

**Recommended Capacitor Selection** 

Designator	Manufacturer	Part Number	Capacitance (µF)	TC Code	Rated Voltage (V)	Case size
C1	Murata	GRM188R60J475KE19	4.7	X5R	6.3	0603
C2	Murata	GRM21BR71H105KA12	1.0	X7R	50	0805


**Recommended Diode Selection** 

Designator	Manufacturer	Part Number	Maximum average forward rectified current (A)	Maximum repetitive peak reverse voltage (V)	Case size
D1	Zowie	MSCD106	1.0	60	0805

# **Layout Consideration**

For all switching power supplies, the layout is an important step in the design; especially at high peak currents and switching frequencies. If the layout is not carefully done, the regulator might show noise problems and duty cycle jitter.

- The input capacitor should be placed close to the VIN and GND. Connecting the capacitor with VIN and GND pins by short and wide tracks without using any vias for filtering and minimizing the input voltage ripple.
- The inductor should be placed as close as possible to the LX pin to minimize length of the copper tracks as well as the noise coupling into other circuits.
- 3. Since the feedback pin and network is a high impedance circuit, the feedback network should be routed away from the inductor. The feedback pin and feedback network should be shielded with a ground plane or track to minimize noise coupling into this circuit.
- 4. A star ground connection or ground plane minimizes ground shifts and noise is recommended.




Optimized APW7209 Layout



# **Package Information**

### SOT-23-6



Ş		sc	T-23-6		
SYMBOL	MILLIM	ETERS	INC	HES	
2	MIN.	MAX.	MIN.	MAX.	
Α		1.45		0.057	
A1	0.00	0.15	0.000	0.006	
A2	0.90	1.30	0.035	0.051	
b	0.30	0.50	0.012	0.020	
С	0.08	0.22	0.003	0.009	
D	2.70	3.10	0.106	0.122	
Е	2.60	3.00	0.102	0.118	
E1	1.40	1.80	0.055	0.071	
е	0.95 BSC		0.03	7 BSC	
e1	1.90 BSC		0.07	5 BSC	
L	0.30	0.60	0.012	0.024	
θ	0°	8°	0°	8°	


Note: 1. Follow JEDEC TO-178 AB.

Dimension D and E1 do not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 10 mil per side.



# Package Information

### **TSOT-23-6A**




Ş	TSOT-23-6A						
SYEBOL	MILLIM	MILLIMETERS		HES			
6	MIN.	MAX.	MIN.	MAX.			
Α	0.70	1.00	0.028	0.039			
A1	0.01	0.10	0.000	0.004			
A2	0.70	0.90	0.028	0.035			
b	0.30	0.50	0.012	0.020			
С	0.08	0.20	0.003	0.008			
D	2.70	3.10	0.106	0.122			
Е	2.60	3.00	0.102	0.118			
E1	1.40	1.40 1.80 0.055		0.071			
е	0.95 BSC		0.03	7 BSC			
e1	1.90 BSC		0.07	5 BSC			
L	0.30	0.60	0.012	0.024			
θ	0°	8°	0°	8°			

Note: Dimension D and E1 do not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 10 mil per side.



# **Carrier Tape & Reel Dimensions**



Application	Α	Н	T1	С	d	D	W	E1	F
	178.0 ₤.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0 ±0.30	1.75 ±0.10	3.5 ₤0.05
SOT-23-6	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0 ±0.10	4.0 <b>±</b> 0.10	2.0 ±0.05	1.5+0.10 -0.00	1.0 MIN.	0.6+0.00 -0.40	3.20 ±0.20	3.10 ±0.20	1.50 ±0.20
Application	Α	Н	T1	С	d	D	W	E1	F
	178.0 <del>£</del> 2.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0 ±0.30	1.75 ±0.10	3.5 ±0.05
TSOT-23-6A	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0 ±0.10	4.0 <b>£</b> 0.10	2.0 <b>±</b> 0.05	1.5+0.10 -0.00	1.0 MIN.	0.6+0.00 -0.40	3.20 ±0.20	3.10 ±0.20	1.50 ±0.20

(mm)

## **Devices Per Unit**

Package Type	Unit	Quantity
SOT-23-6	Tape & Reel	3000
TSOT-23-6A	Tape & Reel	3000


 $\label{lem:copyright @ ANPEC Electronics Corp.} \\$ 



# **Taping Direction Information**


SOT-23-6






### **TSOT-23-6A**







# **Classification Profile**





## **Classification Reflow Profiles**

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat & Soak Temperature min (T <sub>smin</sub> ) Temperature max (T <sub>smax</sub> ) Time (T <sub>smin</sub> to T <sub>smax</sub> ) (t <sub>s</sub> )	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Average ramp-up rate (T <sub>smax</sub> to T <sub>P</sub> )	3 °C/second max.	3°C/second max.
Liquidous temperature (T <sub>L</sub> ) Time at liquidous (t <sub>L</sub> )	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body Temperature (T <sub>p</sub> )*	See Classification Temp in table 1	See Classification Temp in table 2
Time (t <sub>P</sub> )** within 5°C of the specified classification temperature (T <sub>c</sub> )	20** seconds	30** seconds
Average ramp-down rate (T <sub>p</sub> to T <sub>smax</sub> )	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.

<sup>\*</sup> Tolerance for peak profile Temperature (Tp) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> <sup>3</sup> 350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> 350-2000	Volume mm <sup>3</sup> >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

# **Reliability Test Program**

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T <sub>j</sub> =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM 2KV
MM	JESD-22, A115	VMM 200V
Latch-Up	JESD 78	10ms, 1 <sub>tr</sub> 100mA

Copyright © ANPEC Electronics Corp. Rev. A.8 - Sep., 2013

<sup>\*\*</sup> Tolerance for time at peak profile temperature (tp) is defined as a supplier minimum and a user maximum.



## **Customer Service**

### **Anpec Electronics Corp.**

Head Office:

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000 Fax: 886-3-5642050

### Taipei Branch:

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan

Tel: 886-2-2910-3838 Fax: 886-2-2917-3838